Figure 12
A diagram illustrating an encoder-decoder network architecture.

(a) Long and short skip connections in the Lightweight U-Net-like MOS model [111], and (b) the Asymmetric Bottleneck block of (a), using a short skip-connection.

This Feature Is Available To Subscribers Only

or Create an Account

Close subscription notice
Close access options