MAPPING OF INTERNAL DISTRIBUTIONS ONTO A LUMPED ELEMENT NETWORK FOR CMOS LATCH‐UP SIMULATION Available to Purchase

An efficient device simulation method is presented, which has been derived from mapping the results of a complete two‐dimensional (2‐D) analysis onto an equivalent lumped element network. The method is currently being used to predict latch‐up sensitivities of CMOS process design.