The evolution of IC manufacturing technology has led to a decrease in feature size on the silicon die from around 2μm nowadays down to 0.18μm, and in the near future down to 0.13μm. This implies a simultaneous decrease in the distance of the individual contact pads (pitch), decreasing from a moderate 0.5mm to nowadays 0.1mm or even 0.07mm for leading edge ICs. The near future will not allow this trend to continue. Instead of peripheral contacts, several rows of contacts or even use of the entire die area to accommodate the contacts will allow the numbers of IOs to increase to the required value. Following the roadmap of electronic devices the PCB has its design continuously changed. Accordingly we need today PCBs with high density interconnects, realized by sequential build‐up technology (SBU) including microvias. We see at the end of the next decade that the semiconductor technology will be introduced at the PCB level. At this time we are also able to transfer the chip design into the PCB directly. This dependence of the development from chip‐ and PCB‐technology is the subject of the paper.
Article navigation
1 September 2000
Technical Paper|
September 01 2000
PCB‐design follows IC‐packaging Available to Purchase
J. Kloeser;
J. Kloeser
Fraunhofer Institute for Reliability and Microintegration, Berlin, Germany
Search for other works by this author on:
W. Scheel
W. Scheel
Fraunhofer Institute for Reliability and Microintegration, Berlin, Germany
Search for other works by this author on:
Publisher: Emerald Publishing
Online ISSN: 1758-602X
Print ISSN: 0305-6120
© MCB UP Limited
2000
Circuit World (2000) 26 (3): 6–10.
Citation
Kloeser J, Scheel W (2000), "PCB‐design follows IC‐packaging". Circuit World, Vol. 26 No. 3 pp. 6–10, doi: https://doi.org/10.1108/03056120010322834
Download citation file:
Suggested Reading
Elastic, elastic‐plastic and creep analyses of wafer level chip scale package solder joints on microvia build‐up printed circuit boards
Circuit World (March,2001)
Chip Scale Packaging for Modern Electronics
Circuit World (June,2004)
Chip Scale Packaging for Modern Electronics
Soldering & Surface Mount Technology (August,2003)
GE Electromaterials introduces printed circuit board design site
Circuit World (December,2001)
Three chips stacked in one housing
Microelectronics International (April,2000)
Related Chapters
Probabilistic limiting tolerable displacements for serviceability limit state design of foundations
Risk and Variability in Geotechnical Engineering
Partial factors calibration based on reliability analyses for square footings on granular soils
Risk and Variability in Geotechnical Engineering
Reliability-based design applied to retaining walls
Risk and Variability in Geotechnical Engineering
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
