A major limitation to achieving significant speed increases in VLSI lies in the metallic interconnects. They are costly not only from the charge transport standpoint but also from capacitive loading effects. The Defense Advanced Research Projects Agency, in pursuit of fifth generation supercomputing, is investigating alternatives to the VLSI metallic interconnects, especially the use of optical techniques to transport the information between chips or between boards. As the on‐chip performance of VLSI continues to improve via the scale‐down of the logic elements, the problems associated with transferring data off and onto the chip become more severe. The use of optical carriers to transfer the information within the computer is very appealing from several viewpoints. Besides the potential for gigabit propagation rates, the conversion from electronics to optics conveniently provides a decoupling of the various circuits from one another. Significant gains will also be realised in reducing cross‐talk between the metallic routings, and the interconnects need no longer be constrained to the plane of the VLSI chip. In addition, optics can offer an increased programming flexibility for restructuring the interconnect network.
Article navigation
Review Article|
February 01 1986
Optical Interconnections Between Integrated Circuit Chips Available to Purchase
J.A. Neff
J.A. Neff
Defense Sciences Office, Defense Advanced Research Projects Agency, Arlington, Virginia, USA
Search for other works by this author on:
Publisher: Emerald Publishing
Online ISSN: 2977-7062
Print ISSN: 0265-3028
© MCB UP Limited
1986
Hybrid Circuits (1986) 3 (2): 68–71.
Citation
Neff J (1986), "Optical Interconnections Between Integrated Circuit Chips". Hybrid Circuits, Vol. 3 No. 2 pp. 68–71, doi: https://doi.org/10.1108/eb044231
Download citation file:
Suggested Reading
VLSI interconnects and their testing: prospects and challenges ahead
Journal of Engineering, Design and Technology (March,2011)
Width optimization of global inductive VLSI interconnects
Microelectronics International (January,2006)
Repeater insertion in global interconnects in VLSI circuits
Microelectronics International (April,2005)
Bus encoder design for crosstalk and power reduction in RLC modelled VLSI interconnects
Journal of Engineering, Design and Technology (July,2015)
Silicon Substrates for Chip Interconnection
Hybrid Circuits (March,1986)
Related Chapters
CHILD HEALTH, SOCIAL POLICY AND THE NEW CHIP PROGRAM
Sociological Studies of Children and Youth
Determination of Shear Strength Parameters of Tire Chips and Grains
5th ICEG Environmental Geotechnics: Opportunities, Challenges and Responsibilities for Environmental Geotechnics: Proceedings of the ISSMGE’s fifth international congress organized by the Geoenvironmental Research Centre, Cardiff University and held at Cardiff City Hall on 26–30th June 2006
Scrap tire chips as a geomaterial to improve seismic performance of structures
5th ICEG Environmental Geotechnics: Opportunities, Challenges and Responsibilities for Environmental Geotechnics: Proceedings of the ISSMGE’s fifth international congress organized by the Geoenvironmental Research Centre, Cardiff University and held at Cardiff City Hall on 26–30th June 2006
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
