In this monograph, we survey recent research on using reconfigurable hardware accelerators, namely, Field Programmable Gate Arrays (FPGAs), to accelerate analytical processing. Such accelerators are being adopted as a way of overcoming the recent stagnation in CPU performance because they can implement algorithms differently from traditional CPUs, breaking traditional trade-offs. As such, it is timely to discuss their benefits in the context of analytical processing, both as an accelerator within a single node database and as part of distributed data analytics pipelines. We present guidelines for accelerator design in both scenarios, as well as, examples of integration within full-fledged Relational Databases. We do so through the prism of recent research projects that explore how emerging compute-intensive operations in databases can benefit from FPGAs. Finally, we highlight future research challenges in programmability and integration, and cover architectural trends that are propelling the rapid adoption of accelerators in datacenters and the cloud.
Article navigation
28 September 2020
Research Article|
September 28 2020
FPGA-Accelerated Analytics: From Single Nodes to Clusters
Zsolt István;
Zsolt István
IMDEA Software Institute
, Spain
Search for other works by this author on:
David Sidler
David Sidler
Microsoft Corporation
, USA
Search for other works by this author on:
Online ISSN: 1931-7891
Print ISSN: 1931-7883
© 2020 Zsolt István, Kaan Kara and David Sidler
2020
Zsolt István, Kaan Kara and David Sidler
Licensed re-use rights only
Foundations and Trends in Databases (2020) 9 (2): 101–208.
Citation
István Z, Kara K, Sidler D (2020), "FPGA-Accelerated Analytics: From Single Nodes to Clusters". Foundations and Trends in Databases, Vol. 9 No. 2 pp. 101–208, doi: https://doi.org/10.1561/1900000072
Download citation file:
Suggested Reading
FPGA accelerated model predictive control for autonomous driving
Journal of Intelligent and Connected Vehicles (March,2022)
FPGA placement by using Hopfield neural network
Microelectronics International (January,2009)
Speed sensorless DTC control of the induction motor using FPGA implementation
COMPEL (January,2010)
Related Chapters
Accelerating Homomorphic Encryption and Multi-Party Computation
High Performance Privacy Preserving AI
Towards Continuously Programmable Networks
Towards Sustainable and Trustworthy 6G: Challenges, Enablers, and Architectural Design
Building SpiNNaker Machines
SpiNNaker - A Spiking Neural Network Architecture
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
