Skip to Main Content
Close
Journals
Books
Case Studies
Collections
Open Access
Citation Manager
Journals
Books
Case Studies
Collections
Open Access
Citation Manager
Search Dropdown Menu
header search
search input
Search input auto suggest
filter your search
All Content
All Journals
Foundations and Trends in Electronic Design Automation
Search
Advanced Search
Cart
User Tools Dropdown
Cart
Register
Sign In
Open Menu
Toggle Menu
Menu
Journal Home
Issues
Earlycite Articles
About this Journal
Open Menu
About this journal
Editorial board
Author guidelines
Indexing and metrics
Issues
Select Year
2025
2024
2023
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
Issue
5 January - Volume 14, Issue 4, Pages 245 - 314
Volume 14, Issue 4
5 January 2025
All Issues
Cover Image
Cover Image
ISSN
1551-3939
EISSN
1551-3947
Close navigation menu
In this Issue
Issue Navigation
Deep Learning and Generative AI for Monolithic and Chiplet SoC Design and Verification: A Survey
Imed Ben Dhaou
;
Syhem Larguech
;
Sree Ranjani Rajendran
;
Rajat Subhra Chakraborty
;
Hannu Tenhunen
;
Ahmed Abdelgawad
Abstract
View article
titled, SCM.SharedControls.Infrastructure.TitleDisplayModel?.Text
Open the
PDF
for in another window
Add to Citation Manager
for Deep Learning and Generative AI for Monolithic and Chiplet SoC Design and Verification: A Survey
Large Language Models for EDA: From Assistants to Agents
Zhuolun He
;
Yuan Pu
;
Haoyuan Wu
;
Yuhan Qin
;
Tairu Qiu
;
Bei Yu
Abstract
View article
titled, SCM.SharedControls.Infrastructure.TitleDisplayModel?.Text
Open the
PDF
for in another window
Add to Citation Manager
for Large Language Models for EDA: From Assistants to Agents
Evaluating Large Language Models for Automatic Register Transfer Logic Generation for Combinational Circuits via High-Level Synthesis
Sneha Swaroopa
;
Rijoy Mukherjee
;
Anushka Debnath
;
Rajat Subhra Chakraborty
Abstract
View article
titled, SCM.SharedControls.Infrastructure.TitleDisplayModel?.Text
Open the
PDF
for in another window
Add to Citation Manager
for Evaluating Large Language Models for Automatic Register Transfer Logic Generation for Combinational Circuits via High-Level Synthesis
Latest
Most Read
Most Cited
Evaluating Large Language Models for Automatic Register Transfer Logic Generation for Combinational Circuits via High-Level Synthesis
Deep Learning and Generative AI for Monolithic and Chiplet SoC Design and Verification: A Survey
Large Language Models for EDA: From Assistants to Agents
Polynomial Formal Verification of Arithmetic Circuits
Email alerts
Earlycite Alert
Closed Issue Alert
Latest Published Articles Alert
Close Modal
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
RSS
Current Issue RSS Feed
Open Issues RSS Feed
Close Modal
Close Modal
This Feature Is Available To Subscribers Only
Sign In
or
Create an Account
Close Modal
Close Modal