Numerical techniques and experimental methods for the electrical characterisation and design of large multilayer thick film circuit boards are discussed. The numerical techniques investigated here include the boundary element and finite element methods for the estimation of capacitance and inductance and the method of normal modes for the analysis of voltage crosstalk between coupled transmission lines. Three‐dimensional capacitance and inductance calculations are included for typical thick film signal line and power and ground grid plane configurations. Numerical results are compared with measured data obtained from carefully constructed test coupons. Electrical characteristics of several popular high speed logic families and their compatibility with multilayer thick film interconnects are discussed and guidelines for the design of large thick film circuit boards for high speed digital applications are presented.
Article navigation
Review Article|
February 01 1987
Electrical Characterisation and Design of Multilayer Thick Film Circuit Boards for High Speed Digital Applications
G. Clatterbaugh;
G. Clatterbaugh
The Johns Hopkins University Applied Physics Laboratory, Laurel, Maryland, USA
Search for other works by this author on:
H.K. Charles, Jr.
H.K. Charles, Jr.
The Johns Hopkins University Applied Physics Laboratory, Laurel, Maryland, USA
Search for other works by this author on:
Publisher: Emerald Publishing
Online ISSN: 2977-7062
Print ISSN: 0265-3028
© MCB UP Limited
1987
Hybrid Circuits (1987) 4 (2): 77–82.
Citation
Clatterbaugh G, Charles H (1987), "Electrical Characterisation and Design of Multilayer Thick Film Circuit Boards for High Speed Digital Applications". Hybrid Circuits, Vol. 4 No. 2 pp. 77–82, doi: https://doi.org/10.1108/eb044279
Download citation file:
New and popular articles
Suggested Reading
Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects
Microelectronics International (September,2006)
Bus encoder design for crosstalk and power reduction in RLC modelled VLSI interconnects
Journal of Engineering, Design and Technology (July,2015)
Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects
Microelectronics International (July,2007)
Voltage scaling – a novel approach for crosstalk reduction in global VLSI interconnects
Microelectronics International (January,2007)
Impact of driver size and interwire parasitics on crosstalk noise and delay
Journal of Engineering, Design and Technology (September,2014)
Related Chapters
References
Policy and University Faculty Governance
References
Training Higher Education Policy Makers and Leaders: A Graduate Program Perspective
The College Trustees’ Role in Academic Governance
Policy and University Faculty Governance
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
