Flip chip technology involves the attachment of active side of the silicon chip onto printed circuit board or substrate. The interconnections are provided by solder bumps, which are arranged in the area under the chip. Encapsulation helps reduce the impact of the thermal stress that results from the mismatch in the coefficient of thermal expansion between the silicon chip and the substrate. The adhesion of the encapsulant to the chip and the board coating are essential to the reliability of the package. This paper studies the adhesion characteristics of an encapsulant to a flip chip package. The quality of the encapsulation was inspected using a scanning acoustic microscope. The electrical continuity of the assemblies was tested during the liquid‐to‐liquid thermal shock testing. The various delamination mechanisms were then studied. Delamination was found predominantly at the interface between the passivation layer and the encapsulant material. Comparisons were made between samples assembled by different materials used, such as chip passivation layer, encapsulant materials, and fluxes. Finally, the best material combination was determined.
Article navigation
1 August 2004
Research Article|
August 01 2004
The reliability assessment of flip chip components Available to Purchase
C.Y. Huang
C.Y. Huang
Department of Industrial Management, HuaFan University, Taiwan, People's Republic of China
Search for other works by this author on:
Publisher: Emerald Publishing
Online ISSN: 1758-812X
Print ISSN: 1356-5362
© Emerald Group Publishing Limited
2004
Microelectronics International (2004) 21 (2): 10–15.
Citation
Huang C (2004), "The reliability assessment of flip chip components". Microelectronics International, Vol. 21 No. 2 pp. 10–15, doi: https://doi.org/10.1108/13565360410531962
Download citation file:
Suggested Reading
Characterization of PCB plated‐through‐hole reliability using statistical analysis
Circuit World (March,2005)
Reliability testing and data analysis of lead‐free solder joints for high‐density packages
Soldering & Surface Mount Technology (August,2004)
Orbotech releases additional details of $18 million purchase agreement for PCB-AOI equipment
Circuit World (December,2006)
3D PCB architecture for next generation high speed interconnections
Circuit World (December,2005)
Using a reliability capability maturity model to benchmark electronics companies
International Journal of Quality & Reliability Management (May,2007)
Related Chapters
Producer Responsibility in the EC
Sustainable Waste Management: Proceedings of the International Symposium held at the University of Dundee, Scotland, UK on 9–11 September 2003
FDI Strategies of Chinese Companies in the Electronics Industry: Motives, Locations, and Entry Mode Choices
The Challenge of Bric Multinationals
Sustainable Waste Management Practices: Challenges in the Republic of Macedonia
Green Economy in the Western Balkans: Towards a Sustainable Future
Recommended for you
These recommendations are informed by your reading behaviors and indicated interests.
