Skip to Main Content
Keywords: Fan-out wafer level package
Close
Follow your search
Access your saved searches in your account

Would you like to receive an alert when new items match your search?
Close Modal
Sort by
Journal Articles
Microelectronics International (2019) 36 (4): 150–159.
Published: 27 September 2019
... mechanical polishing (CMP) for semiconductor devices, key/additional process conditions for CMP, and polishing and grinding for microelectronics fabrications and fan-out wafer level packages (FOWLPs). Findings Many reviewed articles reported advanced CMP for semiconductor device fabrications...
Journal Articles
Microelectronics International (2019) 36 (2): 54–61.
Published: 01 March 2019
...Cheng Xu; Z.W. Zhong; W.K. Choi Purpose The fan-out wafer level package (FOWLP) becomes more and more attractive and popular because of its flexibility to integrate diverse devices into a very small form factor. The strength of ultrathin FOWLP is low, and the low package strength often leads...

or Create an Account

Close Modal
Close Modal