Enhanced Static Problems with Reduced MOS Chip Geometry

The escalating problem of electrostatic discharge damage to MOS devices, resulting from the need for a continual reduction in chip geometry, is examined, with data provided on the range of ESD susceptibility for various component families. It will clearly be of benefit to implement measures that will offer long‐term protection against device degradation.