Skip to Main Content
Article navigation

An automated power transistor chip sorting apparatus and position recognition algorithm have been developed at Fuji Electric. The apparatus inspects each chip on a wafer cassette, and picks out the good chips and arranges them on a chip tray cassette, at a recognition rate of 0.3 seconds per chip.

This content is only available via PDF.
You do not currently have access to this content.
Don't already have an account? Register

Purchased this content as a guest? Enter your email address to restore access.

Please enter valid email address.
Email address must be 94 characters or fewer.
Pay-Per-View Access
$39.00
Rental

or Create an Account

Close Modal
Close Modal