Open figure viewer
An automated power transistor chip sorting apparatus and position recognition algorithm have been developed at Fuji Electric. The apparatus inspects each chip on a wafer cassette, and picks out the good chips and arranges them on a chip tray cassette, at a recognition rate of 0.3 seconds per chip.
This content is only available via PDF.
© MCB UP Limited
1982
You do not currently have access to this content.
